Solution-processed films of 1,4,8,11,15,18,22,25-octakis(hexyl) copper phthalocyanine (CuPc 6 ) were utilized as an active semiconducting layer in the fabrication of organic field-effect transistors (OFETs) in the bottom-gate configurations using chemical vapour deposited silicon dioxide (SiO 2 ) as gate dielectrics. The surface treatment of the gate dielectric with a self-assembled monolayer of octadecyltrichlorosilane (OTS) resulted in values of 4 × 10 −2 cm 2 V −1 s −1 and 10 6 for saturation mobility and on/off current ratio, respectively. This improvement was accompanied by a shift in the threshold voltage from 3 V for untreated devices to −2 V for OTS treated devices. The trap density at the interface between the gate dielectric and semiconductor decreased by about one order of magnitude after the surface treatment. The transistors with the OTS treated gate dielectrics were more stable over a 30-day period in air than untreated ones.
Introduction
Over the last three decades extensive research has been undertaken to develop organic field-effect transistors (OFETs). This has been driven by scientific interest [1, 2] and the potential applications of OFETs in new technologies such as flexible displays [3, 4] , logic circuits [5] [6] [7] , radio frequency identification (RFID) tags [8, 9] , electronic paper [10, 11] and sensing [12] [13] [14] . Organic compound-based devices offer interesting advantages over their inorganic counterparts in terms of their cost-effective deposition using low-energy vapour and solution phase methods that are suitable for large-area coverage on both solid and flexible substrates [15] [16] [17] . Furthermore, molecular tailoring of organic compounds via chemical modification can achieve high field-effect performance of the active semiconducting layers. For example, fused acene [18] , oligothiophene [19] , tetrathiafulvalene derivatives [20] and conjugated polymers [21] exhibit field-effect mobilities much larger than 0.1 cm 2 V −1 s −1 . However, the chemical and electrical stabilities of these OFETs, and consequent degradation in on-current, threshold voltage and field-effect mobility under air exposure remain a problem. The passivation of the organic semiconductor has therefore attracted much attention recently [22, 23] .
Metal phthalocyanines are 18 π-electron macrocyclic conjugated compounds and their derivatives are generally non-toxic and well known for their intrinsic thermal and chemical stability. Examples of phthalocyanine-based OFETs reportedly have good field-effect properties with field-effect mobilities ranging from 10 −3 to 1.0 cm 2 V −1 s −1 , the values depending upon the central metal atom, gate dielectric and the deposition techniques and parameters [24] . Electrical performance was satisfactorily stable for more than half a year even when the devices were stored in open air [25] . However, phthalocyanine compounds that carry no substituents on the ring system are essentially insoluble in organic solvents and are therefore not amenable to solution processing for deposition as thin films. To overcome this difficulty, p-channels were formed by depositing well-ordered Langmuir-Blodgett films on SiO 2 layers of amphiphilic 2,9,16-tri(tert-butyl)-23-(10-hydroxydecyloxy) metal-free and copper phthalocyanine derivatives [26] and heteroleptic bis(phthalocyaninato) terbium and lutetium complexes [27] . Metallophthalocyanine-based OFETs performed better than those with metal-free compounds and their mobility varied between 4.0 × 10 −4 and 1.7 × 10 −3 cm 2 V −1 s −1 , depending upon the film crystallinity, substituent types and central metal ions. An all-organic transistor was fabricated using Langmuir-Blodgett films of metal-free amino-tri-tert-butyl-phthalocyanine on a 200 nm thick polymethylmethacrylate gate dielectric, but the device was much slower, giving values of 5.
and 100 for the mobility and on/off current ratio, respectively [28] . Liquid-crystal zinc (II) phthalocyanine and lutetium (III) bisphthalocyanine derivatives, both substituted with peripheral individual functional groups, were spin-coated at room temperature on SiO 2 /Si substrates as active layers of organic thin-film transistors because of easy solution-based formulation of supramolecular structures with the ability to design desired mesomorphic properties [29, 30] . The post-deposition annealing of these compounds was found to be critical for controlling charge transport along a preferential direction. Spun films of a thermotropic liquid-crystal lutetium bisphthalocyanine sandwich complexes substituted with 16 octyl chains were employed as active organic semiconducting layers. An increase from 1.5 × 10 −3 cm 2 V −1 s −1 for as-deposited films to 8.0 × 10 −3 cm 2 V −1 s −1 for the films annealed at 70
• C was achieved for the field-effect mobility in the saturated regime. At the same time, the threshold voltage was reduced from −25 to −12.5 V and the sub-threshold voltage swing decreased from 3.8 to 1.6 V decade −1 for the corresponding devices [31] . This paper reports the electrical characteristics of bottom-gate transistors in which the active semiconductor layer is the spin-coated film of a copper phthalocyanine derivative were substituted with hexyl (C 6 H 13 ) chains at the eight non-peripheral (1,4,8,11,15,18,22,25-) sites as shown in figure 1(a) . This molecule is hereafter referred to as CuPc 6 . Our previous work has demonstrated that this type of substituted compound has satisfactory solubility in most common solvents and forms well-ordered spin-coated films as judged by low-angle x-ray reflectivity measurements [32, 33] . These investigations also indicate that during the evaporation process the molecules assemble into layers of columns whose axes are parallel to the surface of the substrate [34] . The control of the interface between the organic active layer and the gate dielectric layer is important for realization of faster transistors with low threshold voltages. Attempts have been made to coat the gate surface with self-assembled monolayers (SAMs) of β-phenethyltrichlorosilane, octadecyltrichlorosilane (OTS) or hexamethyldisilane [35, 36] for passivation of dangling bonds and interfacial traps. In the present work, the silicon dioxide (SiO 2 ) gate dielectric surface was modified with the OTS monolayer. The effect of the gate surface treatment on the transistor performance was examined and correlated with the atomic force microscopy (AFM) studies of the morphology of the CuPc 6 layer. 1,4,8,11,15,18,22,25-octakis(hexyl) phthalocyaninato copper(II), CuPc 6 , was synthesized as described in [37] . The bottom gated OFET structure in figure 1(b) was formed by depositing a thin CuPc 6 film as an active layer on a highly n-doped silicon (Si) wafer substrate of resistivity 1 × 10 −3 m. The deposition was conducted at room temperature by spinning a small volume of the spreading solution of CuPc 6 in highly pure chloroform (concentration 5 g l −1 ) at 2000 rpm for 30 s, allowing the complete evaporation of organic solvent. The film thickness d was estimated as 70 nm using the Dektak 6M stylus profilometer. Prior to the device fabrication, the substrates were cleaned thoroughly in acetone, isopropanol and finally in deionized water. The pre-patterned interdigitated electrode system consisted of the sputtered gold film (50 nm thick) with an adhesive underlayer of 20 nm thick titanium, providing the channel of length L = 5 µm and width W = 1 mm between the source and drain. The capacitance per unit area C ox was estimated as 1 × 10 −4 F m −2 for the 250 nm thick chemical vapour deposited silicon dioxide (SiO 2 ) layer acting as the gate dielectric. The ohmic contact for the gate terminal was prepared by depositing an indium/gallium (In/Ga) eutectic layer on the uncoated side of the Si substrate, which was carefully etched using hydrofluoric acid to remove the native oxide. In order to study the effect of the surface treatment of the gate layer on the transistor performance, a selection of OFET substrates were immersed for 10 min in a solution of OTS in anhydrous toluene kept at a temperature above 50
Experimental details
• C prior to the deposition of the CuPc 6 active layer. A single layer of tightly packed and highly ordered molecules was self-assembled on the gate surface. The electrical measurements were performed on both OTS-treated and untreated devices under ambient conditions using a Keithley 4200 semiconductor parameter analyser. The surface morphology of the films was investigated in the tapping mode using a Park PSIA XE-100 atomic force microscope. The images were recorded over an area of 5 × 5 µm 2 for both as-deposited and annealed devices. To study the stability, CuPc 6 OFETs were stored in open laboratory atmosphere for 30 days and then the morphological and electrical measurements were repeated for these devices under the same conditions as before. Figure 2 shows the AFM images of the CuPc 6 films on the SiO 2 gate oxides. The morphology containing long twisted fibres is clearly seen for the CuPc 6 film deposited on unmodified gate oxide (figure 2(a)); the fibres were not uniformly covering the surface, and formed large random clusters. However, a granular, uniform and void-free morphology was observed for the CuPc 6 film deposited on the OTS treated gate oxide, with a grain size of approximately 200 nm ( figure 2(b) ). The adhesion of CuPc 6 was improved remarkably and the average surface roughness was reduced for the OTS treated samples (2.02 nm) compared to untreated devices (3.24 nm). It is evident from figure 2(c) that the morphology of the CuPc 6 film on the modified gate oxide layer was unchanged by storage in air for 30 days.
Results and discussion
The transfer characteristic of drain-source current I DS versus gate voltage V G for drain-source voltage V DS = −40 V (figure 3) exhibits a two orders of magnitude increase in the on/off current ratio of the OTS treated field-effect transistors compared with the devices with untreated gate oxide. Irrespective of the OTS treatment, the drain-source current I DS was larger for off-to-on trace than on-to-off trace for all negative values of V G . This behaviour is similar to one observed for the pentacene-based OFETs [38] . It has been argued that the I DS rise in the off-to-on trace is due to the supply of additional holes compensating immobile trapped electrons in the semiconductor whereas the on-to-off I DS is due to the accumulation of holes in the channel in the absence of trapped electrons. The difference in V G (b) (a) (c) corresponding to the off-to-on and on-to-off traces for I DS = 10 −9 A was estimated as 13 V and 7.6 V for untreated and OTS treated devices, respectively, as a measure of the hysteresis. This substantial reduction of hysteresis indicates the effect of the OTS treatment on bias-dependent trapping/detrapping dynamics in the CuPc 6 film and near its interface with the SiO 2 dielectric. The sharp increase of I DS at negative values of V G indicates the formation of a p-type conductivity channel. The charges became completely depleted at V G = 5 V, resulting in a drastic reduction in I DS . The depletion width d F depends upon the maximum charge carrier density N A and the effective capacitance per unit area C i of the gate. This dependence is expressed as [39] 
The value of d F was taken as 70 nm since the depletion zone was expected to extend into the entire depth of the CuPc 6 film. The C i value for the OTS treated device was determined using the value of 1 × 10 −2 F m −2 for the OTS monolayer [40] . The free permittivity ε 0 = 8.85 × 10 −12 F m −1 , the electronic charge q = 1.6 × 10 −19 C and the dielectric constant ε pc = 3 of CuPc 6 were used for the calculations. The value of N A was estimated as 3.97 × 10 22 m −3 for both untreated and OTS treated devices. This value is in good agreement with that determined from measurements on field-effect transistors using electrophoretically deposited copper phthalocyanine (CuPc) as an active layer [41] .
Both OFETs showed good subthreshold slopes. The sub-threshold voltage swing S is defined as the voltage V G required to increase I DS by a factor of 10. It was calculated as 3.33 and 1.23 V decade −1 from the transfer characteristics for untreated and OTS treated transistors, respectively, using the formula
This reduction of S due to the surface treatment is encouraging in light of the reported value of 2 V decade by evaporating CuPc at 100
• C on the OTS treated SiO 2 gate [42] .
A set of typical output characteristics is depicted in figure 4 in terms of drain-source current (I DS ) as a function of V DS . These characteristics were obtained for the OFETs with CuPc 6 active layers on both untreated and OTS treated SiO 2 surfaces as V G was varied from 0 to −40 V. For a given V G , I DS increases linearly within the low V DS regime, implying a uniform charge density in the channel. The field-effect mobility µ lin of the accumulated charge may be written in the form [39] :
The median values of µ lin at V DS = 5 V were estimated as 6 × 10 −5 and 4 × 10 −6 cm 2 V −1 s −1 for untreated and OTS treated transistors, respectively.
At higher values of V DS , I DS increased sublinearly with increasing V DS and then saturates at I DS(sat) . This behaviour is generally described by the quadratic dependence of I DS(sat) on V G in the form [39] : The plot of I DS(sat) versus V G at V DS = −40 V in figure 5 shows the linear fit of experimental data to equation (4) . Values of saturated mobility µ sat and the threshold voltage V T were estimated from the slope and intercept on the abscissa, respectively. A one order of magnitude increase was observed in the value of µ sat from 2 × 10
for untreated OFETs to 4 × 10 −2 cm 2 V −1 s −1 for treated OFETs. Meanwhile, the threshold voltage decreased from V T = 3 V for untreated devices to V T = 2 V for the device treated with an OTS SAM. A value of 5.32 × 10 −3 cm 2 V −1 s −1 was recently reported for OFETs fabricated by thermally evaporating CuPc on the SiO 2 gate without surface treatment [43] . A slightly improved value of 1.5 × 10 −3 cm 2 V −1 s −1 was obtained for 40 nm thick thermally evaporated CuPc active layers on the OTS treated SiO 2 gates in the top-contact OFETs using MoO 3 /Al electrodes [44] . When, on the other hand, long-chain alkane tetratetracontane was used as a passivation layer on the SiO 2 gate, the mobility was estimated as 1.9 × 10 −2 cm 2 V −1 s −1 [45] . This value is, however, twice smaller than µ sat of the transistors with the CuPc 6 active layer on the OTS treated SiO 2 gate. Our results also show an improvement over the value of 1.8 × 10 −2 cm 2 V −1 s −1 reported for Langmuir-Blodgett films of polymerizable octa-substituted copper phthalocyanine with styryl-terminated side chains as active layer [46] . This improvement may be a consequence of the π-π stacking in an OTS SAM induced orientation of the solution-processed CuPc 6 molecules in the film which is believed to be favourable for charge flow. High mobility of 0.1-0.2 cm 2 V −1 s
was obtained for the solution-processed active layers of 5-hexylthiophene-fused copper porphyrazine on OTS treated Si/SiO 2 substrates in the top-contact OFET configuration. The on-off ratio is at least one order of magnitude smaller than one obtained in this investigation [47] . CuPc 6 is a thermotropic liquid-crystal compound, and a comparable mobility value of 0.12 cm 2 V −1 s −1 was obtained using the CuPc 6 film annealed at 50
• C. The transistor parameters such as threshold voltage, sub-threshold voltage swing and on/off current ratio are influenced by the morphology of the CuPc 6 layer and the presence of the traps at its interface with the SiO 2 gate layer. A value of 9.10 × 10 12 cm −2 is obtained for the density of traps N t without the OTS treatment using the equation [48] :
Here the Boltzmann constant k = 8.61 × 10 −5 eV K −1 and the operating temperature T was taken as 300 K. A smaller value of N t = 1.3 × 10 12 cm −2 was calculated for the CuPc 6 transistors with OTS treated gate. This reduction may be attributed to the decrease in surface roughness of the CuPc 6 layer on the OTS treated gate as shown in the AFM images of figure 2, as well as to the increase in the interfacial bonding between the active CuPc 6 layer and the OTS treated gate.
The dependence of I DS on the density N g of traps at the grain boundaries of the CuPc 6 layer is generally described by the Levinson model in the form [49] :
where µ 0 is the trap-free mobility. Figure 6 shows the 
Conclusions
The non-peripherally octa-hexyl substituted copper phthalocyanine CuPc 6 was successfully solution processed at room temperature to fabricate an active layer for bottom-gate high-mobility organic field-effect transistors on silicon substrates. When the SiO 2 gate was chemically modified with a self-assembled monolayer of OTS, AFM images show that the interactions between the SAM and CuPc 6 film produced a compact morphology with larger grains possibly resulting from more overlap between the molecules. This film structure led to reduced grain-boundary scattering, which may partly be responsible for the increased field-effect mobility. The reduction of interfacial states due to the surface treatment improved the transistor performance in terms of a significant increase in the field-effect mobility (4 × 10 −2 cm 2 V −1 s −1 ) and on-off ratio (10 6 ), and a decrease in subthreshold slope (1.23 V decade −1 ) and hysteresis. These values compare very well with previously published data. The exploitation of solution-processable substituted phthalocyanine molecules, therefore, provides an alternative strategy for developing high-mobility organic electronic devices.
